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Concurrent access to bank-interleaved memory structure
have been studied for decades, particularly in the context of
vector supercomputer systems. It is still common belief that
using a number of banks different from 2n leads to insert
a complex hardware including a non-trivial divider on the
access path to the memory.
In 1993, two independent studies [1], [2] were showing
that through leveraging a very simple arithmetic result, the
Chinese Remainder Theorem, this euclidean division is not
needed when the number of banks is prime or simply odd.
In the mid 90’s, the interest for vector supercomputers faded
and the research topic disappeared. The interest for bank-
interleaved cache has reappeared recently [3] in the GPU
context.
In this short paper, we extend the result from [1] and we
show that, regardless the number of banks:
Bank-interleaved cache or memory indexing does not
require euclidean division.
1 INTRODUCTION
The need for concurrent access to data in memory structures
has lead to the design and use of banked-interleaved struc-
tures, first for main memory, e.g. in vector supercomputers
and at second step in caches. Optimizing parallel access to
this bank-interleaved memory structure has been studied
for decades particularly in the 80’s and the early 90’s in
the context of the access to strided vector processors [4],
[5], [6], [7], [8], [9]. More recently, similar studies have
been published in the context of bank-interleaved caches
for vector processors [10], [11] or GPU caches [3].
It was common belief that for simple indexing of a bank-
interleaved cache or memory, the number of banks should
be a power of 2, 2n, since otherwise complex arithmetic in-
cluding an euclidean division and euclidean modulo would
be required [12], [6]. Two independent studies published
in 1993 at the ISCA conference [1], [2] pointed out that for
prime or odd numbers of banks such division is useless due
a very simple arithmetic theorem, the Chinese Remainder
Theorem.
In a recent study, Diamond et al. [3] point out that, in the
context of GPU, the best number of cache banks might not
be a power of two but may be any other number. They pro-
pose an optimized hardware mechanism to compute both
modulo and division at the same time. While their hardware
proposal optimizes the implementation of bank-interleaved
cache or memory indexing if the euclidean division was
required, such an euclidean division is useless.
In this short paper, we extend the result from [1], [2]
showing that the euclidean division is useless for indexing
a bank-interleaved memory or cache regardless the number
of banks.
Notation and definition
For convenience, in the remainder of the paper, we will refer
only to a bank-interleaved memory. The result in the paper
also applies to bank-interleaved caches.
We will refer to a bank-interleaved memory with an odd
number of banks as an odd memory system.
Bank interleaving in a memory or cache can be imple-
mented at different granularities; for instance 8-byte word
on Cray vector supercomputers, cache blocks on vector
microprocessor [11], 8-byte word for recent GPUs. For
convenience, we will refer to this granularity as word in
the remainder of the paper. All the addresses that will be
considered in this paper will be in words, therefore ignoring
offset in the word.
2 ODD MEMORY SYSTEMS DO NOT REQUIRE EU-
CLIDEAN DIVISION
This section summarizes the results published in [1].
2.1 Usual data mapping in a bank-interleaved memory
The physical mapping of word at address A, 0 ≤ A < 2c ∗
N on memory is defined by its bank number m(A), 0 ≤
m(A) < N , and its local address l(A), 0 ≤ l(A) < 2c, in the
bank.
The most important property that most manufacturers
want to guarantee when using in a N-bank interleaved
memory is the parallel access to consecutive words in mem-
ory, i.e. any N consecutive words are stored. This leads to
the conventional mapping of data defined by:
• m(A) = A mod N
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Fig. 1. mod-div mapping on a 5-bank interleaved memory
• l(A) = A / N
We will refer to this address mapping as the mod-div
mapping. For N=2n, the mod-div mapping, the bank number
consists in the n least significant bits while the high order
bits constitute the local address. Figure 1 illustrates this
mapping for N=5 and a memory bank of 4 words.
The old case for prime memory system
Using prime (or odd) memory system has been known to
provide interesting properties for vector supercomputers
since 1971. Budnick [4] established the following property
on distribution of the elements among the memory banks.
Theorem 2.1 (Distribution Theorem). When the bank distri-
bution function is defined by m(A) = A mod N , then
for any vector V stored with a stride R, V (i) and V (j)
are stored in the same memory bank iff i = j mod
N/GCD(N,R)
Then for any vector V stored with a stride R,
N/GCD(N,R) consecutive elements of the vector are
stored in distinct memory banks.Using a prime number of
memory banks ensures a conflict free distribution of any
slice of N consecutive elements for all the vectors stored
with a stride R not multiple of N. Moreover, using a prime
number induces simple control for memory accesses; only
two distributions of elements of a vector slice are possible:
conflict free access is possible or all the elements lie in the
same memory bank. A last argument in favor of using a
prime memory system is the demand for memory through-
put on vector accesses with power-of-two strides in some
specific applications.
What was (believed to be) wrong with prime memory sys-
tems
Unfortunately when using the usual data mapping, address
computation for a prime memory system requires arithmetic
modulo a fixed prime number:
1) Computing the memory bank number for word at
address A requires the computation of A mod N .
For specific values, very fast hardware evaluations
of such a modulo may be implemented.
2) The computation of the local displacement in the
memory bank requires an Euclidean Division by N
and this division is quite complex when N is an
odd number. This Euclidean Division may lenghten
significantly the total memory indexing.
Therefore, when the usual low-order mapping on mem-
ory is used in a vector machine, the number of memory
banks was a power of two.
In fact by changing the choice of the local address
function, this Euclidean Division can be avoided on memory
systems with an odd number of banks, but the result [1], [2]
was probably published too late (1993) to be used in vector
supercomputers.
2.2 Simple is better
A very old arithmetic result known as Chinese Remainder
Theorem 1 induces a very elegant way to map elements onto
a parallel memory consisting in an odd number N banks
of 2c elements and for which no hardware is needed to
compute the local address2.
Theorem 2.2 (Chinese Remainder Theorem). Let P and Q be
2 relatively prime integers, i.e. GCD(P,Q)=1 then
for each pair (X,Y ) such that 0 ≤ X < P and 0 ≤ Y <
Q
there exists one and only one 0 ≤ Z < P ∗Q such that :
Z ≡ X mod P and Z ≡ Y mod Q
The Chinese Remainder Theorem just guarantees that, 2c
being the number of memory words per bank, the functions
1. It seems that this result was known more than 2000 years ago by
the old Chinese
2. On the Burroughs Scientific Processor [12], the Euclidean Division
was also avoided, but 1
17
th of the memory was wasted.
30	   1	   2	   3	   4	  
0	   0	   16	   12	   8	   4	  
1	   5	   1	   17	   13	   9	  
2	   10	   6	   2	   18	   14	  
3	   15	   11	   7	   3	   19	  
Bank	  number	  
Local	  address	  
Fig. 2. mod-mod mapping on a 5-bank interleaved memory
defined by m(A) = A mod N and l(A) = A mod 2c define
a mapping of the address space onto the physical memory
since N is odd and therefore prime with 2c. This mod-mod
mapping is illustrated in Figure 2.
The bank number function is exactly the same as for the
mod-div mapping. Therefore the Distribution Theorem still
holds for this mapping: conflict free access is possible to any
slice of N consecutive elements of a vector stored with a
stride R not multiple of N.
The main benefit of this mod-mod mapping is that the
local address l(A) is the c least significant bits of the address:
no hardware is required for deriving it from the address.
Then we can state:
“Odd Memory Systems Do Not Require Euclidean
Division”
3 NO BANK-INTERLEAVED MEMORY SYSTEM RE-
QUIRE EUCLIDEAN DIVISION
In their experiments, Diamond et al [3] points out that for
GPUs powers of two are not the best number of banks for
a GPU cache. In their particular experiments, they argue
to use 62 and 48 cache banks. These numbers are neither
odd nor power of two. However, in this section we extend
the result from the previous section to every number N of
banks.
We consider the general form of an integer as N= 2n R
with R odd. The particular cases of N being a power of two
(R=1) and N being odd (n = 0) have been treated in the
previous section. Therefore, we assume n 6= 0 and R odd,
but greater than 1.
We consider the two functions m and l defined by:
• m(A) = (A mod N)
• l(A) = A2n mod 2
c
These functions define a mapping from the address space
to the physical memory as shown below:
A = (A mod 2n) + 2n ∗ A2n , therefore m(A) =
(A mod 2n) + 2n ∗ ( A2n mod R).
The application of the Chinese Remainder Theorem en-
sures that the functions l and m2n define is a one-to-one map-
ping from {0, .., R∗2c−1} onto {0, .., 2c−1}∗{0, .., R−1}. As
a consequence, the functions l and m define is a one-to-one
mapping from the address space {0, .., N ∗ 2c − 1} onto the
set of memory words of the memory system. This memory
mapping is illustrated for a 6-bank interleaved memory on
Figure 3.
Therefore we can state :
no euclidean division is needed to index a bank-interleaved
memory system.
4 BANK NUMBER COMPUTATION
The computation of modulo P is simple for P=2p − 1 or P=
2p + 1, as well as N= 2c ∗ (2p − 1) or N=2c ∗ (2p − 1). This
can implemented very simply through cascaded carry save
adders followed by last p bits adder and very limited logic.
For example, a GPU with 32 warps would feature 32 to
64 cache banks. In that range, many numbers are of the form
N= 2c ∗ (2p− 1) or N =2c ∗ (2p+1): 33, 34, 36, 40, 48, 56, 60,
62 and 63.
5 CONCLUSION
Despite publications in 1993 [1], [2], it is still common belief
that indexing a bank interleaved memory or cache requires
an euclidean division when the number of banks is not
a power of two. In [1], [2], it was shown that euclidean
division is not required for prime or odd numbers of banks.
In this short paper, we have trivially extended this result
to any number of banks. Therefore, regardless the number
of banks:
Bank-interleaved cache or memory indexing does not
require euclidean division.
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Fig. 3. Euclidean division free mapping on a 6-bank interleaved memory
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